



Maxim > Design Support > Technical Documents > Application Notes > Optoelectronics > APP 4464

Keywords: DS1875, optical, fiber, controller, SFP, APD, photodiode

APPLICATION NOTE 4464

DS1875 Quick Reference Guide

By: Hrishikesh Shinde

Sep 24, 2009

Abstract: The DS1875 burst-mode PON controller with integrated monitoring allows programming to configure the alarms, warnings, lookup tables, and other functions. The programming necessitates a large register memory map. This application note provides a simplified view of the register map, which is convenient when programming the device.

Memory Map of the DS1875

The **DS1875** burst-mode PON controller features ten separate memory tables that are internally organized into 8-byte rows.

The **Lower Memory** is addressed from 00h to 7Fh. It contains alarm and warning thresholds, flags, masks, several control registers, password entry area (PWE), and the Table Select byte.

Table 00h contains conversion results for MON5 through MON8.

Table 01h primarily contains user EEPROM (with PW1-level access), as well as some alarm and warning status bytes.

Table 02h is a multifunction space that contains configuration registers, scaling and offset values, passwords, interrupt registers, and other miscellaneous control bytes.

Table 03h is strictly user EEPROM that is protected by a PW2-level password.

Table 04h contains a temperature-indexed LUT for controlling the modulation voltage. The modulation LUT can be programmed in 2°C increments over the -40°C to +102°C range. Access to this register is protected by a PW2-level password.

Table 05h contains a temperature-indexed LUT. It allows the APC set point to change as a function of temperature to compensate for TE (tracking error). The APC LUT has 36 entries that determine the APC setting in 4°C windows between -40°C to +100°C. Access to this register is protected by a PW2-level password.

Table 06h contains a MON4-indexed LUT for controlling the M4DAC voltage. The MON4 LUT has 32 entries that are configurable to act as one 32-entry LUT of two 16-byte LUTs. When configured as one 32-byte LUT, each entry corresponds to an increment of 1/32 of the full scale. When configured as two 16-byte LUTs, the first 16 bytes and the last 16 bytes each correspond to 1/16 of full scale. Either of the two sections is selected with a separate configuration bit. Access to this register is protected by a PW2-level

password.

Table 07h contains a temperature-indexed LUT for controlling the PWM reference voltage (integration of FB input). The PWM LUT has 36 entries that determine the APC setting in 4°C windows between -40°C to +100°C. Access to this register is protected by a PW2-level password.

Table 08h contains a temperature-indexed LUT for controlling the BIAS current. The BIAS LUT can be programmed in 2°C increments over the -40°C to +102°C range. Access to this register is protected by a PW2-level password.

Auxiliary memory (Device A0h) contains 256 bytes of EE memory accessible from address 00h–FFh. It is selected with the device address of A0h.

DS1875 Memory Map



[More detailed image](#) (PDF, 8kB)

Figure 1. DS1875 memory map.

Register Reference

The following tables provide an easy reference to the Lower Memory and Tables 00h, 01h, and 02h. For a description of the functionality for each bit, please refer to the corresponding register in the data sheet. Tables 03h through 08h are LUTs that do not require a separate reference and, therefore, not included here. Please refer to the data sheet for detailed information about these tables.

Note: RSVD is used as an acronym for Reserved.

Lower Memory

Register Name	Register Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TEMP ALARM HI	00h, 04h	S	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
TEMP WARN HI	01h, 05h	2 ⁻¹	2 ⁻²	2 ⁻³	2 ⁻⁴	2 ⁻⁵	2 ⁻⁶	2 ⁻⁷	2 ⁻⁸
TEMP ALARM LO	02h, 06h	S	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
TEMP WARN LO	03h, 07h	2 ⁻¹	2 ⁻²	2 ⁻³	2 ⁻⁴	2 ⁻⁵	2 ⁻⁶	2 ⁻⁷	2 ⁻⁸
VCC ALARM HI	08, 0C, 10, 14, 18, 1C, 20, 24, 28, 2Ch	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸
VCC WARN									

HI									
MON1-4 ALARM HI	09, 0D, 11, 15, 19, 1D, 21, 25, 29, 2Dh	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
MON1-4 WARN HI									
V _{CC} ALARM LO	0A, 0E, 12, 16, 1A, 1E, 22, 26, 2A, 2Eh	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸
V _{CC} WARN LO									
MON1-4 ALARM LO	0B, 0F, 13, 17, 1B, 1F, 23, 27, 2B, 2Fh	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
MON1-4 WARN LO									
PW2 EE	30h-5Fh	EE	EE	EE	EE	EE	EE	EE	EE
TEMP VALUE	60h	S	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
	61h	2 ⁻¹	2 ⁻²	2 ⁻³	2 ⁻⁴	2 ⁻⁵	2 ⁻⁶	2 ⁻⁷	2 ⁻⁸
V _{CC} VALUE	62, 64, 66, 68, 6Ah	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸
MON1-4 VALUE	63, 65, 67, 69, 6Bh	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
RESERVED	6C, 6Dh	0	0	0	0	0	0	0	0
STATUS	6Eh	FETG STATUS	SOFT FETG	RSVD	TXF RESET	SOFT TXD	TXF STATUS	LOS STATUS	RDYB
UPDATE	6Fh	TEMP RDY	V _{CC} RDY	MON1 RDY	MON2 RDY	MON3 RDY	MON4 RDY	MON5/7 RDY	MON6/8 RDY
ALARM ₃	70h	TEMP HI	TEMP LO	V _{CC} HI	V _{CC} LO	MON1 HI	MON1 LO	MON2 HI	MON2 LO
ALARM ₂	71h	MON3 HI	MON3 LO	MON4 HI	MON4 LO	RSVD	RSVD	RSVD	RSVD
ALARM ₁	72h	RSVD	RSVD	RSVD	RSVD	BIAS HI	RSVD	TXP HI	TXP LO
ALARM ₀	73h	M3QT HI	RSVD	RSVD	RSVD	BIAS MAX	RSVD	RSVD	RSVD
WARN ₃	74h	TEMP HI	TEMP LO	V _{CC} HI	V _{CC} LO	MON1 HI	MON1 LO	MON2 HI	MON2 LO
WARN ₂	75h	MON3 HI	MON3 LO	MON4 HI	MON4 LO	RSVD	RSVD	RSVD	RSVD
RESERVED	76h, 77h	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
DOUT	78h	M3QT RESET	SOFT M3QT	RSVD	RSVD	D3 OUT	D2 OUT	D1 OUT	D0 OUT
DIN	79h	INV M3QT	MUX M3QT	INV LOS	MUX LOS	D3 IN	D2 IN	D1 IN	D0 IN
RESERVED	7Ah	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
	7Bh	2 ³¹	2 ³⁰	2 ²⁹	2 ²⁸	2 ²⁷	2 ²⁶	2 ²⁵	2 ²⁴

PASSWORD ENTRY	7Ch	2 ²³	2 ²²	2 ²¹	2 ²⁰	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶
	7Dh	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸
	7Eh	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
TABLE SELECT	7Fh	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰

Table 00h

Register Name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
MON5–MON8 VALUE	80, 82, 84, 86h	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸
	81, 83, 85, 87h	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰

Table 01h

Register Name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PW1 EEPROM	80h–F7h	EE	EE	EE	EE	EE	EE	EE	EE
ALARM ₃	F8h	TEMP HI	TEMP LO	V _{CC} HI	V _{CC} LO	MON1 HI	MON1 LO	MON2 HI	MON2 LO
ALARM ₂	F9h	MON3 HI	MON3 LO	MON4 HI	MON4 LO	RSVD	RSVD	RSVD	RSVD
ALARM ₁	FAh	RSVD	RSVD	RSVD	RSVD	BIAS HI	RSVD	TXP HI	TXP LO
ALARM ₀	FBh	M3QT HI	RSVD	RSVD	RSVD	BIAS MAX	RSVD	RSVD	RSVD
WARN ₃	FCh	TEMP HI	TEMP LO	V _{CC} HI	V _{CC} LO	MON1 HI	MON1 LO	MON2 HI	MON2 LO
WARN ₂	FDh	MON3 HI	MON3 LO	MON4 HI	MON4 LO	RSVD	RSVD	RSVD	RSVD
RESERVED	FEh–FFh	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

Table 02h

Register Name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
MODE	80h	SEEB	RSVD	PWM EN	M4DAC EN	AEN	MOD EN	APC EN	BIAS EN
T INDEX	81h	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
MOD DAC	82h	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
APC DAC	83h	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
V INDEX	84h	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
M4DAC	85h	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
DEVICE ID	86h	0	1	1	1	0	1	0	1
DEVICE VER	87h	DEVICE VERSION							

UPDATE RATE	88h	EE	EE	PWM_FR ₁	PWM_FR ₀	APC_SR ₃	APC_SR ₂	APC_SR ₁	APC_SR ₀
CONFIG	89h	FETG DIR	TXF LEN	M3QT LEN	ASEL	BOLFS	RSSI_FC	RSSI_FF	EN5TO8B
RESERVED	8Ah	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
MOD RANGING	8Bh	RSVD	RSVD	RSVD	RSVD	RSVD	MOD2	MOD1	MOD0
DEVICE ADDRESS	8Ch	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
COMP RANGING	8Dh	RSVD	BIAS ₂	BIAS ₁	BIAS ₀	RSVD	APC ₂	APC ₁	APC ₀
RIGHT SHIFT ₁	8Eh	RSVD	MON ₁₂	MON ₁₁	MON ₁₀	RSVD	MON ₂₂	MON ₂₁	MON ₂₀
RIGHT SHIFT ₀	8Fh	RSVD	MON ₃₂	MON ₃₁	MON ₃₀	RSVD	MON ₄₂	MON ₄₁	MON ₄₀
RESERVED	90h–91h	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
V _{CC} SCALE MON1-2 SCALE	92, 94, 96, 98, 9A, 9Ch	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸
MON3 FINE SCALE									
MON4 SCALE	93, 95, 97, 99, 9B, 9Dh	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
MON3 COARSE SCALE									
RESERVED	9Eh–A1h	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
V _{CC} OFFSET MON1-2 OFFSET	A2, A4, A6, A8, AA, ACh	S	S	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰
MON3 FINE OFFSET									
MON4 OFFSET	A3, A5, A7, A9, AB, ADh	2 ⁹	2 ⁸	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²
MON3 COARSE OFFSET									
INTERNAL TEMP OFFSET	AEh	S	2 ⁸	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²
	AFh	2 ¹	2 ⁰	2-1	2-2	2-3	2-4	2-5	2-6
PW1	B0h	2 ³¹	2 ³⁰	2 ²⁹	2 ²⁸	2 ²⁷	2 ²⁶	2 ²⁵	2 ²⁴
	B1h	2 ²³	2 ²²	2 ²¹	2 ²⁰	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶
	B2h	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸
	B3h	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰

PW2	B4h	2 ³¹	2 ³⁰	2 ²⁹	2 ²⁸	2 ²⁷	2 ²⁶	2 ²⁵	2 ²⁴
	B5h	2 ²³	2 ²²	2 ²¹	2 ²⁰	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶
	B6h	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸
	B7h	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
FETG ENABLE ₁	B8h	TEMP EN	V _{CC} EN	MON1 EN	MON2 EN	MON3 EN	MON4 EN	RSVD	RSVD
FETG ENABLE ₀	B9h	TXP HI EN	TXP LO EN	BIAS HI EN	BIAS MAX EN	RSVD	RSVD	RSVD	RSVD
TX-F ENABLE ₁	BAh	TEMP EN	V _{CC} EN	MON1 EN	MON2 EN	MON3 EN	MON4 EN	RSVD	RSVD
TX-F ENABLE ₀	BBh	TXP HI EN	TXP LO EN	BIAS HI EN	BIAS MAX EN	RSVD	RSVD	RSVD	FETG EN
HTXP	BCh	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
LTXP	BDh	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
HBIAS	BEh	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
MAX IBIAS	BFh	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	2 ⁷	2 ⁶	2 ⁵
DPU	C0h	INV M3QT	MUX M3QT	INV LOS	MUX LOS	D3 CNTL	D2 CNTL	D1 CNTL	D0 CNTL
RESERVED	C1h–C2h	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
M3QT DAC	C3h	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
DAC1	C4h	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
RESERVED	C5h–C6h	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
M4 LUT CNTL	C7h	RSVD	RSVD	RSVD	RSVD	FBOL	FBCL	DBL_SB	UP_LOWB
MON5-8 SCALE	C8, CA, CC, CEh	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸
	C9, CB, CD, CFh	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
MON5-8 OFFSET	D0, D2, D4, D6h	S	S	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰
	D1, D3, D5, D7h	2 ⁹	2 ⁸	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²
EMPTY	D8h–F7h	EMPTY							
MAN IBIAS	F8h	RSVD	RSVD	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	2 ⁷
	F9h	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
MAN_CNTL	FAh	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	MAN_CLK
BIAS DAC	FBh	BOL	0	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	2 ⁷
	FCh	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰

BIAL OL	FDh	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
PWM DAC	FEh	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
RESERVED	FFh	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

Related Parts

[DS1875](#)

PON Triplexer and SFP Controller

[Free Samples](#)

More Information

For Technical Support: <http://www.maximintegrated.com/support>

For Samples: <http://www.maximintegrated.com/samples>

Other Questions and Comments: <http://www.maximintegrated.com/contact>

Application Note 4464: <http://www.maximintegrated.com/an4464>

APPLICATION NOTE 4464, AN4464, AN 4464, APP4464, Appnote4464, Appnote 4464

Copyright © by Maxim Integrated Products

Additional Legal Notices: <http://www.maximintegrated.com/legal>