

P-Channel Power MOSFET

-20V, -6.4A, $40m\Omega$

Features

- Advance Trench Process Technology
- High Density Cell Design for Ultra Low Onresistance

KEY PERFORMANCE PARAMETERS				
PARAMETER		VALUE	UNIT	
V_{DS}		-20	V	
D (****)	V _{GS} = -10V	40		
$R_{DS(on)}$ (max)	V _{GS} = -4.5V	60	mΩ	
Q_g		19	nC	






Application

- Load Switch
- PA Switch







Notes: Moisture sensitivity level: level 3. Per J-STD-020

ABSOLUTE MAXIMUM RATINGS (T _A = 25°C unless otherwise noted)				
PARAMETER		SYMBOL	LIMIT	UNIT
Drain-Source Voltage		V _{DS}	-20	V
Gate-Source Voltage		V _{GS}	±8	V
Continuous Duning Comment (Note 1)	$T_C = 25^{\circ}C$	I _D	-6.4	А
Continuous Drain Current (Note 1)	$T_{\rm C} = 100^{\circ}{\rm C}$		-3.8	
Pulsed Drain Current (Note 2)		I _{DM}	-19.2	Α
Total Power Dissipation @ T _A = 25°C		P _{DTOT}	2.5	W
Single Pulsed Avalanche Energy (Note 3)		E _{AS}	13.94	mJ
Single Pulsed Avalanche Current (Note 3)		I _{AS}	16.7	А
Operating Junction and Storage Temperature Range		T _J , T _{STG}	- 55 to +150	°C

THERMAL PERFORMANCE			
PARAMETER	SYMBOL	LIMIT	UNIT
Junction to Case Thermal Resistance	R _{eJC}	30	°C/W
Junction to Ambient Thermal Resistance	R _{OJA}	50	°C/W

Notes: $R_{\Theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistances. The case thermal reference is defined at the solder mounting surface of the drain pins. $R_{\Theta JA}$ is guaranteed by design while $R_{\Theta CA}$ is determined by the user's board design. $R_{\Theta JA}$ shown below for single device operation on FR-4 PCB in still air.



PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Static (Note 4)		1	L		L	
Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = -250\mu A$	BV _{DSS}	-20			V
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	$V_{GS(TH)}$	-0.4		-1.0	V
Gate Body Leakage	$V_{GS} = \pm 8V, V_{DS} = 0V$	I _{GSS}			±100	nA
Zero Gate Voltage Drain Current	$V_{DS} = -16V, V_{GS} = 0V$	I _{DSS}			-1	μA
On-State Drain Current	$V_{DS} \le -5V$, $V_{GS} = -4.5V$	I _{D(ON)}	-10			Α
David Co. Co. Class Basista	$V_{GS} = -4.5V, I_{D} = -6.4A$	5		31	40	mΩ
Drain-Source On-State Resistance	$V_{GS} = -2.5V, I_D = -5.1A$	R _{DS(ON)}		45	60	
Forward Transconductance	$V_{DS} = -9V, I_{D} = -6.4A$	g _{fs}		14		S
Dynamic (Note 5)						
Total Gate Charge		Q_g		12	19	nC
Gate-Source Charge	$V_{DS} = -10V, I_{D} = -6.4A,$ $V_{GS} = -4.5V$	Q_gs		1.7		
Gate-Drain Charge		Q_{gd}		3.3		
Input Capacitance	$V_{DS} = -10V, V_{GS} = 0V,$ f = 1.0MHz	C _{iss}		1020		
Output Capacitance		C _{oss}		191		pF
Reverse Transfer Capacitance		C _{rss}		140		
Gate Resistance	F = 1MHz, open drain	R_g		3		Ω
Switching (Note 6)						
Turn-On Delay Time		t _{d(on)}		25	40	
Turn-On Rise Time	$V_{DD} = -10V,$ $R_{GEN} = 6\Omega,$ $I_{D} = -1A, V_{GS} = -4.5V,$	t _r		43	65	
Turn-Off Delay Time		t _{d(off)}		71	110	ns
Turn-Off Fall Time		t _f		48	75	
Source-Drain Diode (Note 4)				•		•
Forward On Voltage	$I_S = -2.5A, V_{GS} = 0V$	V _{SD}		-0.9	-1.2	V
Reverse Recovery Time	I _S = -4A	t _{rr}		12.6		ns
Reverse Recovery Charge	dl _F /dt = 100A/μs	Q _{rr}		2.84		nC

Notes:

- 1. Current limited by package
- 2. Pulse width limited by the maximum junction temperature
- 3. L = 0.1 mH, $I_{AS} = 16.7 A$, $V_{DD} = 25 V$, $R_G = 25 \Omega$, Starting $T_J = 25 ^{\circ} C$
- 4. Pulse test: PW $\leq 300\mu s$, duty cycle $\leq 2\%$
- 5. For DESIGN AID ONLY, not subject to production testing.
- 6. Switching time is essentially independent of operating temperature.





ORDERING INFORMATION

PART NO.	PACKAGE	PACKING
TSM9434CS RLG	SOP-8	2,500pcs / 13" Reel


Note:

- 1. Compliant to RoHS Directive 2011/65/EU and in accordance to WEEE 2002/96/EC
- 2. Halogen-free according to IEC 61249-2-21 definition




CHARACTERISTICS CURVES


 $(T_C = 25^{\circ}C \text{ unless otherwise noted})$




On-Resistance vs. Drain Current




On-Resistance vs. Junction Temperature




Transfer Characteristics



Gate Charge



Source-Drain Diode Forward Voltage







CHARACTERISTICS CURVES

 $(T_C = 25^{\circ}C \text{ unless otherwise noted})$


On-Resistance vs. Gate-Source Voltage




Threshold Voltage



Single Pulse Power



Normalized Thermal Transient Impedance, Junction-to-Ambient





Square Wave Pulse Duration (sec)




PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)

SOP-8






SUGGESTED PAD LAYOUT (Unit: Millimeters)



MARKING DIAGRAM



Y = Year Code

M = Month Code for Halogen Free Product

O =Jan P =Feb Q =Mar R =Apr S =May T =Jun U =Jul V =Aug

W = Sep X = Oct Y = Nov Z = Dec

 $L = \text{Lot Code } (1\sim 9, A\sim Z)$





Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.