



### **General Description**

The AOZ8829-03 is a transient voltage suppressor array designed to protect high speed data lines such as HDMI 1.4/2.0, USB 3.1, MDDI, SATA, and Gigabit Ethernet from damaging ESD events.

This device incorporates eight surge rated, low capacitance steering diodes and a TVS in a single package. During transient conditions, the steering diodes direct the transient to either the positive side of the power supply line or to ground.

The AOZ8829-03 provides a typical line-to-line capacitance of 0.25 pF and low insertion loss up to 6 GHz providing greater signal integrity making it ideally suited for HDMI 1.4/2.0 or USB 3.1 applications, such as Digital TVs, DVD players, computing, set-top boxes and MDDI applications in mobile computing devices.

The AOZ8829-03 comes in a RoHS compliant and Halogen Free 2.5 mm x 1.0 mm x 0.55 mm DFN-10 package and is rated for -40  $^{\circ}$ C to +85  $^{\circ}$ C junction temperature range.

## Features

- ESD protection for high-speed data lines:
  - IEC 61000-4-2, level 4 (ESD) immunity test
  - IEC61000-4-5 (Lightning) 6 A (8/20  $\mu$ S)
  - Human Body Model (HBM) ±30 kV
- Array of surge rated diodes with internal TVS diode
- Protects four I/O lines
- Low capacitance between I/O lines: 0.25 pF
- Low clamping voltage
- Low operating voltage: 3.3 V

### **Applications**

- HDMI 1.4/2.0, USB 3.1, MDDI, SATA ports
- Monitors and flat panel displays
- Set-top box
- Video graphics cards
- Digital Video Interface (DVI)
- Notebook computers



# Typical Applications




Figure 1. USB 3.1 Ports




Figure 2. HDMI 1.4/2.0 Ports




## **Ordering Information**

Part Number	Ambient Temperature Range	Package	Environmental		
AOZ8829DI-03	-40 °C to +85 °C	2.5 mm x 1.0 mm x 0.55 mm DFN-10	Green Product		



AOS Green Products use reduced levels of Halogens, and are also RoHS compliant. Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

# **Pin Configuration**



### **Absolute Maximum Ratings**

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
Storage Temperature (T <sub>S</sub> )	-65 °C to +150 °C
ESD Rating per IEC61000-4-2, contact <sup>(1)(3)</sup>	±30 kV
ESD Rating per IEC61000-4-2, air <sup>(1)(3)</sup>	±30 kV
ESD Rating per Human Body Model <sup>(2)(3)</sup>	±30 kV

Notes:

1. IEC 61000-4-2 discharge with C\_{Discharge} = 150pF, R\_Discharge = 330  $\Omega.$ 

2. Human Body Discharge per MIL-STD-883, Method 3015 C<sub>Discharge</sub> = 100 pF, R<sub>Discharge</sub> = 1.5 k $\Omega$ .

# **Maximum Operating Ratings**

Parameter	Rating
Junction Temperature (T <sub>J</sub> )	-40 °C to +125 °C



## **Electrical Characteristics**

 $T_A = 25^{\circ}C$  unless otherwise specified.

Symbol	Parameter	Diagram
I <sub>PP</sub>	Maximum Reverse Peak Pulse Current	
V <sub>CL</sub>	Clamping Voltage @ I <sub>PP</sub> 100ns Transmission Line Pulse (TLP)	IF
V <sub>RWM</sub>	Working Peak Reverse Voltage	
I <sub>R</sub>	Maximum Reverse Leakage Current	
V <sub>BR</sub>	Breakdown Voltage	IR V <sub>F</sub>
Ι <sub>Τ</sub>	Test Current	
V <sub>F</sub>	Forward Voltage @ I <sub>F</sub>	
CJ	Max. Capacitance @ $V_R$ = 0 and f = 1 MHz	


Symbol	Parameter	Parameter Conditions			Max	Units
V <sub>RWM</sub>	Reverse Working Voltage	I/O pin to ground			3.3	V
V <sub>BR</sub>	Reverse Breakdown Voltage	I <sub>T</sub> = 100 μA, I/O pin-to-ground	6			V
I <sub>R</sub>	Reverse Leakage Current	V <sub>RWM</sub> = 3.3 V, I/O pin-to-ground			0.1	μA
	Clamping Voltage <sup>(3)</sup> (100 ns Transmission Line	I <sub>TLP</sub> = 2 A I <sub>TLP</sub> = -2 A			3 -2.5	V V
V <sub>CL</sub>	Pulse, I/O Pin-to-Ground)	I <sub>TLP</sub> = 12 A I <sub>TLP</sub> = -12 A			6.5 -4.0	V V
	Clamping Voltage <sup>(3)</sup> (IEC61000-4-5, 8/20 µs, I/O Pin-to-Ground)	I <sub>PP</sub> = 6 A I <sub>PP</sub> = -8 A			7.5 -8.5	V V
R <sub>DNY</sub>	Dynamic Resistance <sup>(3)</sup>	I <sub>TLP</sub> = 1 A to 16 A I <sub>TLP</sub> = -1 A to -16 A		0.35 0.15		Ω Ω
6	Junction Capacitance	V <sub>PIN 3,8</sub> = 0 V, V <sub>I/O</sub> = 0 V, f = 1 MHz, I/O pin-to-ground		0.6		pF
CJ		V <sub>PIN 3,8</sub> = 0 V, V <sub>I/O</sub> = 0 V, f = 1 MHz, I/O pin-to-I/O pin		0.25		pF


#### Notes:


3. These specifications are guaranteed by design and characterization.





# **Typical Performance Characteristics**












Thunderbolt 2.0 Eye Diagram with AOZ8829 (10Gbps)





### High Speed PCB Layout Guidelines

Printed circuit board layout is the key to achieving the highest level of surge immunity on power and data lines. The location of the protection devices on the PCB is the simplest and most important design rule to follow. The AOZ8829-03 devices should be located as close as possible to the noise source. The AOZ8829-03 device should be placed on all data and power lines that enter or exit the PCB at the I/O connector. In most systems, surge pulses occur on data and power lines that enter the PCB through the I/O connector. Placing the AOZ8829-03 devices as close as possible to the noise source ensures that a surge voltage will be clamped before the pulse can be coupled into adjacent PCB traces. In addition, the PCB should use the shortest possible traces. A short trace length equates to low impedance, which ensures that the surge energy will be dissipated by the AOZ8829-03 device. Long signal traces will act as antennas to receive energy from fields that are produced by the ESD pulse. By keeping line lengths as short as possible, the efficiency of the line to act as an antenna for ESD related fields is reduced. Minimize interconnecting line lengths by placing devices with the most interconnect as close together as possible. The protection circuits should shunt the surge voltage to either the reference or chassis ground. Shunting the surge voltage directly to the IC's signal ground can cause ground bounce. The clamping performance of TVS diodes on a single ground PCB can

be improved by minimizing the impedance with relatively short and wide ground traces. The PCB layout and IC package parasitic inductances can cause significant overshoot to the TVS's clamping voltage. The inductance of the PCB can be reduced by using short trace lengths and multiple layers with separate ground and power planes. One effective method to minimize loop problems is to incorporate a ground plane in the PCB design.

The AOZ8829-03 ultra-low capacitance TVS is designed to protect four high speed data transmission lines from transient over-voltages by clamping them to a fixed reference. The low inductance and construction minimizes voltage overshoot during high current surges. When the voltage on the protected line exceeds the reference voltage the internal steering diodes are forward biased, conducting the transient current away from the sensitive circuitry. The AOZ8829-03 is designed for ease of PCB layout by allowing the traces to run underneath the device. The pinout of the AOZ8829-03 is designed to simply drop onto the IO lines of a High Definition Multimedia Interface (HDMI 1.4/2.0) or USB 3.1 design without having to divert the signal lines that may add more parasitic inductance. Pins 1, 2, 4 and 5 are connected to the internal TVS devices and pins 6, 7, 9 and 10 are no connects. The no connects was done so the package can be securely soldered onto the PCB surface.




Figure 3. Flow Through Layout for HDMI 1.4/2.0





Figure 4. Flow Through Layout for USB 3.1



# Package Dimensions, DFN 2.5mm x 1.0mm x 0.5mm, 10L




Note:

4. Controlling dimension is millimeter. Converted inch dimensions are not necessarily exact.


## Tape and Reel Dimensions, DFN 2.5mm x 1.0mm x 0.5mm, 10L

#### **Carrier Tape**



UNIT: mm												
Package	A0	B0	K0	D0	D1	E	E1	E2	P0	P1	P2	т
DFN 2.5x1.0	1.12	2.62	0.70	ø1.55	ø0.55	8.00	1.75	3.50	4.00	4.0	2.0	0.25
	0.05	0.05	0.05	0.05	0.05	+0.3/-0.1	0.1	0.05	0.10	0.10	0.05	0.05


Reel



UNIT: mm


Tape Size	Reel Size	М	N	w	W1	н	S	к	Е	R
8mm	ø178	ø178.0	ø60.0	11.80	9.0	ø13.0	2.40	10.25	ø9.8	_
		1.0	0.5	0.5	0.5	+0.5 / -0.2	0.10	0.2		

#### Leader / Trailer & Orientation





# Part Marking



#### LEGAL DISCLAIMER

Alpha and Omega Semiconductor makes no representations or warranties with respect to the accuracy or completeness of the information provided herein and takes no liabilities for the consequences of use of such information or any product described herein. Alpha and Omega Semiconductor reserves the right to make changes to such information at any time without further notice. This document does not constitute the grant of any intellectual property rights or representation of non-infringement of any third party's intellectual property rights.

#### LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.