


### SN75LVDS84

SLLS270D-MARCH 1997-REVISED NOVEMBER 2007

# **FLATLINK™ TRANSMITTERS**

### FEATURES

- 21:3 Data Channel Compression at up to 163 Million Bytes per Second Throughput
- Suited for SVGA, XGA, or SXGA Data **Transmission From Controller to Display With** Very Low EMI
- 21 Data Channels Plus Clock-In Low-Voltage **TTL and 3 Data Channels Plus Clock-Out** Low-Voltage Differential
- Operates From a Single 3.3-V Supply and 250 mW (Typ)
- 5-V Tolerant Data Inputs
- ESD Protection Exceeds 6 kV .
- SN75LVDS84 Has Falling-Clock . **Edge-Triggered Inputs**
- Packaged in Thin Shrink Small-Outline Package (TSSOP) With 20-Mil Terminal Pitch
- Consumes Less Than 1 mW When Disabled
- Wide Phase-Lock Input Frequency Range:
  - 31 MHz to 68 MHz
- No External Components Required for PLL
- **Outputs Meet or Exceed the Requirements of** ANSI EIA/TIA-644 Standard
- Improved Replacement for the DS90C561



NC - Not Connected

P0052-02

### DESCRIPTION

ÆΛ

The SN75LVDS84 FlatLink<sup>™</sup> transmitter contains three 7-bit parallel-load serial-out shift registers, a 7× clock synthesizer, and four low-voltage differential signaling (LVDS) line drivers in a single integrated circuit. These functions allow 21 bits of single-ended low-voltage TTL (LVTTL) data to be synchronously transmitted over three balanced-pair conductors for receipt by a compatible receiver, such as the SN75LVDS82 or SN75LVDS86.

When transmitting, data bits D0-D20 are each loaded into registers of the SN75LVDS84 on the falling edge of the input clock signal (CLKIN). The frequency of CLKIN is multiplied seven times and then used to unload the data registers in 7-bit slices and serially. The three serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.

#### AVAILABLE OPTIONS<sup>(1)</sup>

LATCHING CLOCK EDGE	
FALLING	
SN75LVDS84DGG	
SN75LVDS84DGGR	

(1) The R suffix indicates taped and reeled packaging.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. FlatLink is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### SN75LVDS84

SLLS270D-MARCH 1997-REVISED NOVEMBER 2007




### **DESCRIPTION (CONTINUED)**

The SN75LVDS84 requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only possible user intervention is the use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low level on this signal clears all internal registers to a low level.

The SN75LVDS84 is characterized for operation over ambient free-air temperatures of 0°C to 70°C.

### FUNCTIONAL BLOCK DIAGRAM



B0274-01



SN75LVDS84 SLLS270D-MARCH 1997-REVISED NOVEMBER 2007





Figure 1. Load and Shift Timing Sequences

### SCHEMATICS OF INPUT AND OUTPUT



### SN75LVDS84

SLLS270D-MARCH 1997-REVISED NOVEMBER 2007



### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		VALUE	UNIT
V <sub>CC</sub>	Supply voltage range <sup>(2)</sup>	–0.5 to 4	V
Vo	Output voltage range (all terminals)	–0.5 to V <sub>CC</sub> + 0.5	V
VI	Input voltage range (all terminals)	-0.5 to 5.5	
	Continuous total power dissipation	See Dissipation Rating Table	
T <sub>stg</sub>	Storage temperature range	–6 to 150	°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the GND terminals.

#### **DISSIPATION RATINGS**

PACKAGE	POWER RATING		T <sub>A</sub> = 70°C POWER RATING
DGG	1316 mW	13.1 mW/°C	726 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

### **RECOMMENDED OPERATING CONDITIONS**

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3	3.3	3.6	V
VIH	High-level input voltage	2			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
ZL	Differential load impedance	90		132	Ω
T <sub>A</sub>	Operating free-air temperature	0		70	°C

#### TIMING REQUIREMENTS

	PARAMETER	MIN	TYP MAX	UNIT
t <sub>c</sub>	Input clock period	14.7	32.4	ns
tw	Pulse duration, high-level input clock	0.4 t <sub>c</sub>	0.6 t <sub>c</sub>	ns
tt	Transition time, input signal		5	ns
t <sub>su</sub>	Setup time, data, D0–D27 valid before CLKIN↓ (See Figure 2)	3		ns
t <sub>h</sub>	Hold time, data, D0–D27 valid after CLKIN↓ (See Figure 2)	1.5		ns



### **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT</sub>	Input threshold voltagee			1.4		V
V <sub>OD</sub>	Differential steady-state output voltage magnitude		247		454	mV
$\Delta  V_{OD} $	Change in the steady-state differential output voltage magnitude between opposite binary states	$R_L = 100 \Omega$ , See Figure 3			50	mV
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage		1.125		1.375	V
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage	See Figure 3		80	150	mV
I <sub>IH</sub>	High-level input current	$V_{IH} = V_{CC}$			20	μA
I <sub>IL</sub>	Low-level input current	$V_{IL} = 0$			±10	μA
	Short airquit autout aurrant	$V_{O(Yn)} = 0$			±24	mA
I <sub>OS</sub>	Short-circuit output current	$V_{OD} = 0$			±12	mA
I <sub>OZ</sub>	High-impedance output current	$V_{O} = 0$ to $V_{CC}$			±10	μA
		Disabled, all inputs at GND			280	μA
I <sub>CC(AVG)</sub>	Quiescent supply current (average)	Enabled, $R_L = 100 \Omega$ (4 places), gray-scale pattern (see Figure 4), $V_{CC} = 3.3 V$ , $t_c = 15.38 ns$		68	80	mA
		Enabled, $R_L = 100 \Omega$ , (4 places), worst-case pattern (see Figure 5), $t_c = 15.38 \text{ ns}$		75	100	mA
CI	Input capacitance			3		pF

(1) All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

SLLS270D-MARCH 1997-REVISED NOVEMBER 2007



### SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>d0</sub>	Delay time, CLKOUT↑ to serial bit position 0		-0.2	0	0.2	ns
t <sub>d1</sub>	Delay time, CLKOUT↑ to serial bit position 1		$\frac{1}{7}t_{C} - 0.2$		$\frac{1}{7}t_{c} + 0.2$	ns
t <sub>d2</sub>	Delay time, CLKOUT↑ to serial bit position 2		$\frac{2}{7}t_{c}^{} - 0.2$		$\frac{2}{7}t_{c} + 0.2$	ns
t <sub>d3</sub>	Delay time, CLKOUT↑ to serial bit position 3	t <sub>c</sub> = 15.38 ns (±0.2%),  Input clock jitter  < 50 ps <sup>(2)</sup> , See Figure 6	$\frac{3}{7}t_{C}^{}-0.2$		$\frac{3}{7}t_{C} + 0.2$	ns
t <sub>d4</sub>	Delay time, CLKOUT↑ to serial bit position 4		$\frac{4}{7}t_{C}-0.2$		$\frac{4}{7}t_{C} + 0.2$	ns
t <sub>d5</sub>	Delay time, CLKOUT↑ to serial bit position 5		$\frac{5}{7}t_{C} - 0.2$		$\frac{5}{7}t_{c} + 0.2$	ns
t <sub>d6</sub>	Delay time, CLKOUT↑ to serial bit position 6		$\frac{6}{7}t_{C}-0.2$		$\frac{6}{7}t_{C} + 0.2$	ns
t <sub>sk(o)</sub>	Output skew, $t_n - \frac{n}{7}t_c$		-0.2		0.2	ns
t <sub>d7</sub>	Delay time, CLKIN $\downarrow$ to CLKOUT $\uparrow$	$t_c = 15.38$ ns (±0.2%),  Input clock jitter  < 50 ps <sup>(2)</sup> , see Figure 6		4.2		ns
$\Delta t_{c(o)}$	Cycle time, output clock jitter <sup>(3)</sup>	$t_c = 15.38 + 0.75 \sin (2\pi 500E3t) \pm 0.05$ ns, See Figure 7		±70		ps
		$t_c$ = 15.38 + 0.75 sin (2 $\pi$ 3E3t) ±0.05 ns, See Figure 7		±187		ps
t <sub>w</sub>	Pulse duration, high-level output clock			$\frac{4}{7}t_{c}$		ns
t <sub>t</sub>	Transition time, differential output voltage $(t_r \text{ or } t_f)$	See Figure 3	260	700	1500	ps
t <sub>en</sub>	Enable time, <u>SHTDN</u> ↑ to phase lock (Yn valid)	See Figure 8		1		ms
t <sub>dis</sub>	Disable time, <u>SHTDN</u> ↓ to off state (CLKOUT low)	See Figure 9		250		ns


All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.
 |Input clock jitter| is the magnitude of the change in the input clock period.
 Output clock jitter is the change in the output clock period from one cycle to the next cycle observed over 15,000 cycles.

6

Copyright © 1997–2007, Texas Instruments Incorporated




#### PARAMETER MEASUREMENT INFORMATION




A. All input timing is defined at 1.4 V on an input signal with a 10%-to-90% rise or fall time of less than 5 ns.

Figure 2. Setup and Hold Time Definition



Note: The lumped instrumentation capacitance for any single-ended voltage measurement is less than or equal to 10 pF. When making measurements at YP or YM, the complementary output is similarly loaded.



(a) Schematic


S0314-01



SN75LVDS84



SLLS270D-MARCH 1997-REVISED NOVEMBER 2007




A. The worst-case test pattern produces nearly the maximum switching frequency for all of the LVDS outputs.

B.  $V_{IH} = 2 V$  and  $V_{IL} = 0.8 V$ 

Figure 5. Worst-Case Test-Pattern Waveforms












Figure 10.

Figure 11.

### **APPLICATION INFORMATION**

			Ho	ost		Cable	Flat P	anel Display
Graphics (	Controller		SN75L	VDS84				SN75LVDS86
<u>12-BIT</u>	<u>18-BIT</u>	44	ONIOL	10004	44		0	CITIOLUBOOO
RED0	RED0	44 45	D0	YOM	41	$\rightarrow$	× 8	A0M
RED1	RED1	43	D1	-	//	//		-
RED2	RED2	47	D2		ا 40 ي		100 Ω 9	
RED3	RED3	40	D3	Y0P	<u>40</u>	$\leftarrow$	> <del>9</del>	A0P
NA	RED4	3	D4		ĺ			
NA	RED5	4	D5		39、↓	1	10	
GREEN0	GREEN0	6	D6	Y1M	<u> </u>	$\rightarrow$	>	A1M
GREEN1	GREEN1	7	D7		1	1		
GREEN2	GREEN2	9	D8		38	1	100 Ω 11	
GREEN3	GREEN3	10	D9	Y1P	<u> </u>	$\rightarrow$	>	A1P
NA	GREEN4	10	D10		1	- 1		
NA	GREEN5	13	D11		35		14	
BLUE0	BLUE0	15	D12	Y2M	<u> </u>	$\rightarrow$	→ • <sup>14</sup>	A2M
BLUE1	BLUE1	16	D13		- 1	· 1		
BLUE2	BLUE2	18	D14		34		$100 \Omega \Biggr\} 15$	
BLUE3	BLUE3	10	D15	Y2P	¥	$\rightarrow$	>	A2P
NA	BLUE4	20	D16			1		
NA	BLUE5	20	D17		33.1	I	16	
H_SYNC	H_SYNC	23	D18	CLKOUTM	X	$\leftarrow$	>	CLKINM
V_SYNC	V_SYNC	25	D19					
ENABLE	ENABLE	25	D20		32、	1	100 Ω 17	
CLOCK	CLOCK	20	CLKIN	CLKOUTP	<u>~~</u> }	$\rightarrow$	>	CLKINP

A. The five  $100-\Omega$  terminating resistors are recommended to be 0603 types.

B. NA - not applicable, these unused inputs should be left open.

#### Figure 12. Color Host to LCD Panel Application



				Cable	Flat Panel Display				
Graphics C	Controller		Host SN75LVDS8	24		l			
<u>12-BIT</u>	<u> 18-BIT</u>		5N75LVD50	54				•	SN75LVDS82
RED0	RED0	44	D0	Y0M	41	<u>بر</u>	<b></b>	9	A0M
RED1	RED1	45 47	D1		/x 	ر/ ·			
RED2	RED2	47	D2		40、		100 $\Omega$ $\gtrsim$	10	
RED3	RED3	40	D3	Y0P	40	$\rightarrow$		10	A0P
NA	RED4	3	D4						
NA	RED5	4	D5		39、			11	
GREEN0	GREEN0	6	D6	Y1M		$\rightarrow$	<b></b>		A1M
GREEN1	GREEN1	7	D7				$100 \Omega \stackrel{\downarrow}{\gtrless}$		
GREEN2	GREEN2	9	D8		38、			12	
GREEN3	GREEN3	10	D9	Y1P	$\rightarrow$	$\rightarrow$	$\rightarrow$		A1P
NA	GREEN4	12	D10						
NA BLUE0	GREEN5 BLUE0	13	D11 D12		35			15	
BLUE1	BLUE1	15	D12 D13	Y2M		$\rightarrow \rightarrow$			A2M
BLUE2	BLUE2	16	D14				100 Ω <del></del>		
BLUE3	BLUE3	18	D15	VOD	34	、 \\	k í	16	400
NA	BLUE4	19	D16	Y2P	7		•		A2P
NA	BLUE5	20	D17						
H_SYNC	H_SYNC	22		OUTM	33				CLKINM
V_SYNC	V_SYNC	23	D19				Ţ		CERTINI
ENABLE	ENABLE	25	D20				100 Ω		
CLOCK	CLOCK	26	CLKIN CL	KOUTP	32	××			CLKINP
						14	í		
							$\rightarrow$ $\leftarrow$		A3M
							100 Ω <del>Ş</del>		
							$\rightarrow$		A3P

B0277-01

- A. The four  $100-\Omega$  terminating resistors are recommended to be 0603 types.
- B. NA not applicable, these unused inputs should be left open.

# Figure 13. 18-Bit Color Host to 24-Bit LCD Display Panel Application (See the FlatLink Designer's Guide (SLLA012) for more application information.)



### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(.)		Ū		-	(=)	(6)	(0)		(10)	
SN75LVDS84DGG	ACTIVE	TSSOP	DGG	48	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	SN75LVDS84	Samples
SN75LVDS84DGGG4	ACTIVE	TSSOP	DGG	48	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	SN75LVDS84	Samples
SN75LVDS84DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	SN75LVDS84	Samples
SN75LVDS84DGGRG4	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	SN75LVDS84	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Dovico	Packago	Packago	Di
*All dimensions are nominal			

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75LVDS84DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75LVDS84DGGR	TSSOP	DGG	48	2000	350.0	350.0	43.0



www.ti.com

5-Jan-2022

### TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN75LVDS84DGG	DGG	TSSOP	48	40	530	11.89	3600	4.9
SN75LVDS84DGGG4	DGG	TSSOP	48	40	530	11.89	3600	4.9

# **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



# **DGG0048A**

# DGG0048A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGG0048A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated