PCN Number:		201804130	PCN Dat	CN Date: April 16, 2018							
Title: Datasheet for		r DP83822HI	2IF, DP83822H	H, DP83822I							
							Dept: Quality Services				
Cha	ange Type:							-			
	Assembly Site		Desig	n				Wafer	Bump Site		
	Assembly Process			X Data Sheet			$\square$	1	Bump Material		
	Assembly Materials			Part number change					Bump Process		
	Mechanical Specification			Test Site			$\square$		· Fab Site		
Packing/Shipping/Labeling			Test Process					Fab Materials			
								Fab Process			
	Notification Details										
Description of Change:											
	as Instruments Inco		announcir	a an informat	ion c	onlv	' no	tificatio	on.		
	e product datasheet	•		•			-				
	following change h										
	TEXAS INSTRUMENTS DP83822HF, DP83822IF, DP83822H, DP83822I										
	INSTRUMENTS								UST 2016-REVISED APRIL 2018		
Ch	anges from Revision B (	March 2018) to	Revision C						Page		
	Changed TX_D[1:0] back	to TX_D[3:0]									
	onanged rov_b[1.0] back								20		
Chi	anges from Revision A (A	August 2016) to	Revision B						Page		
	Updated data sheet text and format to the latest TI documentation and translations standards							1			
	Updated description of pin 24 and changed pin type from: I/O, PD to: I/O										
	Added MII: 100BASE-TX Transmit Latency Timing table										
	Added Mil: 100BASE-TX Receive Latency Timing table										
	Device Power-Up Timing diagram modified to include start voltage limits										
	Added the 100BASE-TX Transmit Latency Timing graphic										
	Added the 100BASE-TX Receive Latency Timing graphic										
	Changed the Functional Block Diagram										
	Changed TX_D[3:0] to TX_D[1:0]										
	Changed RX_D[3:0] to RX_D[1:0]										
	Added note to the 100BASE-FX Receive section and changed the SD_DIS pin to SD_EN										
	Changed RX_ER strap function from: AMDIX_EN (SD_DIS) to: AMDIX_EN (SD_EN)										
	Changed the default and switched 0 and 1 functions for the RMII Recovered Clock Async FIFO Bypass bit in RCSR register (0X0017)										
	register (0X0017) Changed the 0x7D BIST IPG length from: 125 bytes to: 500 bytes										
	Added 0 and 1 functions for the MLED Polarity Swap bit in the MLEDCR register (0x0025)										
	Added U and 1 functions for the MLED Polarity Swap bit in the MLEDCK register (0x0025)										
	HIGH and LOW polarities for 1 and 0										
	Changed the 100Base-FX Signal Detect Polarity bit description note										
	Changed Pattern Start Point bit default from: 0 to: 01100										
•	Added the Detailed Design Procedure section for the TPI Network Circuit typical application										
. ,	Added note to the Oscillator section										
Changed the Power Connections graphic											
The datasheet number will be changing.											
	evice Family			Change From	1:			Chang	e To:		
	,										
	283822HF, DP83822	21F, DP83822	∠Ħ,	SNLS505A				SNLS5	05C		
DP83822I											
These changes may be reviewed at the datasheet links provided.											
http://www.ti.com/product/DP83822HF											

To accurately reflect device characteristics.

Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):

No anticipated impact. This is a specification change announcement only. There are no changes to the actual device.

	Changes to product identification resulting from this PCN:								
	None.								
Product Affected:									
	DP83822HFRHBR	DP83822HFRHBT	DP83822HRHBR	DP83822HRHBT					
	DP83822IFRHBR	DP83822IFRHBT	DP83822IRHBR	DP83822IRHBT					

For questions regarding this notice, e-mails can be sent to the regional contacts shown below or your local Field Sales Representative.

Location	E-Mail				
USA	PCNAmericasContact@list.ti.com				
Europe	PCNEuropeContact@list.ti.com				
Asia Pacific	PCNAsiaContact@list.ti.com				
Japan	PCNJapanContact@list.ti.com				